



**RTP n° 21**

**Paris, le 5 Novembre 2003**

**Evolution de la conception des « systèmes sur  
une puce » à l'ère des nanotechnologies**

Jean-Pierre SCHOELLKOPF

Central R&D, Crolles, France

---


**STMicroelectronics**

---


# Agenda

- ▣ Technology Evolution
- ▣ New system requirements
- ▣ Hardware/Software co-design
- ▣ Design Complexity and manufacturing costs
- ▣ Concurrent hard/software design and validation
- ▣ Flexible and Reconfigurable SoC
- ▣ Conclusion



## 90nm full SiOC/Cu interconnect




# 65nm Process Development – Crolles2




0.69μm<sup>2</sup> Bitcell



45nm Gate – (180nm Pitch)




Contact polish – (200nm Pitch)




Line1 patterning – (200nm Pitch)

# 0.5um vs 65nm Design Rules




Contact in 0.5um

6-transistor SRAM cell in 65nm




# CMOS Roadmap: from R&D to production



More than 4 generations  
in parallel



## *45nm gate for GP device without Offset spacers*



Courtesy of F. Arnaud



## 2 opposite requirements for the future


- ▣ Increase processing power (GOPS):
  - Video, Audio, Graphics, Communications:
    - **High performance dedicated processors**
    - **A lot of embedded memories**
  - Replace Analog by Digital (e.g. digital Radio)
  
- ▣ Reduce power consumption (Watt/Op):
  - Dynamic power =  $CV^2f$ 
    - **C: Need SOI-like junctions and LowK dielectrics**
    - **V: decrease VDD to the minimum to achieve Frequency f**
    - **F: keep Frequency pretty low, use parallelism**
  - Static power = as low as possible




# Static versus Dynamic Power

- **Dynamic Power per Chip is rather stable due to system limitation: mechanical / battery**
- **Dynamic Power is under control:**
  - VDD is decreasing (slowly)
  - Power management is in practice (clock gating, power shut down, ...)
- **Static Power is not under control: natural leakage of transistor multiplied by 10 every 2 years:**
  - Power shut down is the best way to cut leakage
  - Very low voltage retention or zero leakage Non Volatile memories are potential solutions
- **Static Power is becoming as big as Dynamic Power at high temperature (wasted power, no solution)**



# Nmos Ion/Ioff evolution



# SoC Frequency & Leakage evolution from 250nm to 90nm



# Low-Power techniques for wireless




- Two supply zones: Vdd and VddSleep.
- Specific rules at RTL for boundary between Vdd and VddSleep areas
- Gnd is common for all cells.
- Pads are always powered.
- 3 power pads with embedded switches

# SoC SER increase with technology down scaling

The percentage of SRAM per System on Chip (SoC ) is derived from ITRS 2002


**Same trend for total Standby Power !**



# Agenda


- ▣ Technology Evolution
- ▣ New system requirements
- ▣ Hardware/Software co-design
- ▣ Design Complexity and manufacturing costs
- ▣ Concurrent hard/software design and validation
- ▣ Flexible and Reconfigurable SoC
- ▣ Conclusion

# Power Density in Microprocessors



# Required Performance for Multi-Media Processing

(source ITRS Design ITWG July 2003)



GOPS: Giga Operations Per Second





## PDA Model Characteristics

(source ITRS Design ITWG July 2003)

Process Technology (nm)	130	90	65	45	32	22
Operation Voltage (V)	1.2	1	0.8	0.6	0.5	0.4
Clock Frequency (MHz)	150	300	450	600	900	1200
Application (MAX performance required)	Still Image Processing	Real Time Video Codec (MPEG4/CIF)		Real Time Interpretation		
Application (Others)	Web Browser	TV Telephone (1:1)	TV Telephone (>3:1)			
	Electric Mailer	Voice Recognition (Input)	Voice Recognition (Operation)			
	Scheduler	Authentication (Crypto Engine)				
Processing Performance (GOPS)	0.3	2	14	77	461	2458 ←
Parallelism Factor	1	4	4	4	4	4
Communication Speed (Kbps)	64	384	2304	13824	82944	497664
Power Consumption (MOPS/mW)	3	20	140	770	4160	24580
Peak Power Consumption (mW) (Requirement)	100	100	100	100	100	100
Standby power consumption (mW) (Requirement)	2	2	2	2	2	2
Battery Wh/Kg	120	200		400		←

# An Example of SoC for PDA

(source ITRS Design ITWG July 2003)

## Specification

-Available Time

6-10Hr


-MM Application

MP3

JPEG

Simple Moving Picture

0.18um/400MHz/470mW (typ)



# An Example of SoC for Mobile Phone

(source ITRS Design ITWG July 2003)

## Specification


- Talk Time 140min.
- Standby Time 200Hr
- MM Function
  - MP3
  - JPEG
  - MPEG4
  - Java

0.18um/133MHz/170mW (typ)  
13.4Mtr (Including SRAM:9.5Mtr)

Peripheral Area  
33MHz


Processor Area  
133MHz

Data Transfer Area  
66MHz



# SoC at the heart of conflicting trends

**Time-to-market:**  
**Process roadmap**  
**acceleration**  
**Consumerization**  
**of electronic devices**




**Complex systems:**  
**uCs, DSPs HW/SW**  
**SW protocol stacks**  
**RTOS,s**  
**Digital/Analog IPs**  
**On-Chip busses**  
**Process options**  
**explosion (analog,**  
**RF, imagers, ...)**

**Deep sub micron effects:**  
**crosstalk**  
**electro migration**  
**wire delays, on-chip-variation**  
**mask costs (OPC, PSM)**  
**copper wires**

# Agenda

- ▣ Technology Evolution
- ▣ New system requirements
- ▣ Hardware/Software co-design
- ▣ Design Complexity and manufacturing costs
- ▣ Concurrent hard/software design and validation
- ▣ Flexible and Reconfigurable SoC
- ▣ Conclusion

# SoC Design + Rising Complexity = New Challenges




IBS Nov 2002

- \* Architecture effort overtakes physical design at 90nm
- \* Software costs overtake total hardware costs at 130nm

R&D

# PROBABILITY OF DESIGNS OPERATING AS EXPECTED



# Key Trends: ASICs down, Multi-processors & FPGAs up


- ▣ ASIC/ASSP ratio: 80/20 in 2000, 50/50 in 2003
- ▣ Telecom company trends
  - In-house ASIC design way down
  - Replace by commercial off-the-shelf, programmable ASSP
  - High-end NPU's used in non-NPU applications
- ▣ Number of embedded processors in SoC rising:
  - ST: recordable DVD 5
  - Hughes: set-top box 7
  - ST: HDTV platform 8
  - Latest mobile handsets 10
  - NEC: Image processor 128
  - In-house NPU >150



# Key Trends: Embedded S/W content in SoC is way up

- eS/W: Current application complexity
  - Set-top box: >1 million lines of code
  - Digital audio processing: >1 million lines of code
  - Recordable DVD: Over 100 person-years effort
  - Hard-disk drive: eS/W represents 100 person-years effort
- In multimedia systems
  - S/W cost (licenses, royalties) 6X larger than H/W chip cost
  - eS/W uses 50% to 80% of design resources
- ➔ eS/W has become an essential part of SoC products
- ➔ Software reuse essential now
- ➔ Software architecture becoming important
- ➔ Memory now dominating die area


# S/W and H/W Complexity Factors



# Agenda


- ▣ Technology Evolution
- ▣ New system requirements
- ▣ Hardware/Software co-design
- ▣ Design Complexity and manufacturing costs
- ▣ Concurrent hard/software design and validation
- ▣ Flexible and Reconfigurable SoC
- ▣ Conclusion

# SoC Economic Trends: Mask NRE




- For \$5 ASP with 25% profit margin:  
Need to sell over 1.6M parts to break even

# Extending Core CMOS for SOC




# Deep Submicrons Effects modeled in 0.13um




Voltage Drop & EMG



Copper Routing





Cross Talk effects







Substrate Noise

# New Timing Effects (90nm)

Voltage on-chip-variations    Temperature Map



Transistor Density




5% voltage change →  
15% change in slew

30° C change →  
7% change in delay & slew

50% density change →  
15% change in slew


# Design For Test



- ▢ Memory generators: eSRAM, eDRAM, eROM, eNVM
  - Include BIST generation
  - Redundancy mandatory above 1Mbit
- ▢ Logic
  - Scan / ATPG today
  - Commercial tools to reduce test times by 10X
  - Implementing IEEE P1500 for core-based test
- ▢ Design-for-Manufacturing
  - Yield-improving design guidelines under definition



# Design For Manufacturability Gains



1

Acceleration for ramp-up process (~months)

2

Yield gain for mature process (3 to 5%)

3

Robustness increase (versus design marginalities)


4

Reliability improvement




# Design For Manufacturability


## Misalignment impact





## Matching robustness




## Wire spreading



## Critical area computation



## Tiling – densities for CMP




# SoC,s with CMOS-Imager process


## □ For mobile phone applications:

✓ **ZS450**: CIF format (~100000 pixels)

✓ **ZS550**: VGA format (~300000 pixels)



Area  
24.0 mm<sub>2</sub>




Area  
39.6 mm<sub>2</sub>

## □ For webcam applications:

✓ **ZS422**: QVGA format (~75000 pixels)

=> audio/video/video processing (SOC)




Area  
24.1 mm<sub>2</sub>

# Production 0.18um SoC,s with eDRAM

## Low-End Printer

(20mm\_)




4 Mbits eDRAM

Includes ARM micro

## High-End Printer

(34 mm\_)




6 Mbits eDRAM

Includes ARM micro

## Camera for cell phone


(15 mm\_)



3 Mbits eDRAM

## Disk Controller


(26 mm\_)



Includes ST10 micro

## DVD recorder

(34 mm\_)




Includes Super10 micro

4 Mbits eDRAM



# IP & design validation effort case study – 90nm test masks



- ❑ ASIC prototype
  - ❑ 30 Mtrans
  - ❑ SRAMs/ROM, PLL, IOs
  - ❑ Std cells IPs
- ❑ ROM compiler validation
- ❑ SRAM compilers
- ❑ SRAM bitcells qualification
  - ❑ 17.5 Mbits
- ❑ Analog/RF IPs
- ❑ IOs & fuse prototypes
- ❑ eDRAM macrocell
  - ❑ 12 Mbits

# Emb.memory offering expanding

		0.13um	90nm
ST	Register files	<i>spsmall</i>	<i>spsmall</i>
			<i>dpreg</i>
Partners	High density	<i>dprf</i>	<i>dprf</i>
		<i>sphd</i>	<i>sphd</i>
	High speed	<i>dphd</i>	<i>dphd</i>
		<i>spuhd</i>	<i>spuhd</i>
	High capacity	<i>sphs</i>	<i>sphs</i>
			<i>spuhs</i>
	Low Power	<i>dphs</i>	<i>dphs</i>
		<i>splarge</i>	<i>splarge</i>
	rom	<i>starsplp</i>	<i>starsplp</i>
			<i>splp</i>
	Multi port		<i>dplp</i>
		<i>romv</i>	<i>romv</i>
	CAM	<i>romclp</i>	
		<i>mpa</i>	<i>multiport</i>
	Cache (data and tag)	<i>bcam, tcam</i>	<i>bcam, tcam</i>
			<i>spcache</i>




# Agenda



- ▣ Technology Evolution
- ▣ New system requirements
- ▣ Hardware/Software co-design
- ▣ Design Complexity and manufacturing costs
- ▣ Concurrent hard/software design and validation
- ▣ Flexible and Reconfigurable SoC
- ▣ Conclusion

# Concurrent Hardware/Software Design

## ▪ *Standard Flow*




## ▪ *Methodology Extensions*





# Embedded Software Development Requires as Much/More Design Effort Than Hardware




# Operating-System is booting on simulated Cellphone (RTL)


▣ **Software**  
**Real RTOS**  
**(Symbian)**



**Processor**  
**ISS simu**



**Peripherals**  
**RTL simulation**



**HW-SW Co-simulation**  
**Cycle-Accurate**  
**200 instr / sec**



# TLM models - Fast SoC simulations




**Real embedded Software**  
Application & Functional Verification




**Processor  
ISS simu**



**ST40**



**Peripherals  
TLM simu**




Standardization  
being proposed to  
SystemC OSCI by ST,  
Cadence, ARM

**HW-SW Co-simulation**  
**Transaction-Accurate**  
**200 K+ instr / sec**







# Platform-based design flow



# HW Emulation for MMC

- Real M58LW128 FLASH chip in-circuit




- 1w setup-time
- ~0.5MHz

- SW host running @100KHz
- Connection of HW host ongoing




# First Prototype Platform: Aptix



# HW/SW fast prototype platform

- ▣ Faithful representation of the final design
- ▣ Available much sooner than the final silicon
- ▣ Guaranties the real-time behavior
- ▣ Validation of the fundamentals of the SoC HW/SW architecture


# FPGA-based Prototyping Environment







## IP Reuse Program



### Organization

- company program
- corporate driven
- domain-specific Work Groups
- intranet information site

“Design Methodology & IP Reuse”, CEO sponsored  
 CR&D + cross-divisional Committee  
 RTL2Layout, AMS, SLD, DFT, Functional Verif., Power, ...  
[CAD On Line portal](#) > [K9 IP Reuse Pages](#)

### Reuse standards

- adherence to industry approach
- deliverables / views
- IP packaging
- HDL coding style
- On Chip Bus




VSIA; RMM; Quality  
[BlueBook](#) + [Unicad Extension](#)  
[bbview](#) (mapping from BB logic views to IP physical files)  
[Design Conventions](#) + HAL associated checking tool  
 VCI-close [STBus](#); AMBA



### Methodology

- Development flow
- OCB support
- System Level
- Verification

Synopsys based [Quartet](#)  
[STBus](#), AMBA Platform kits  
 SL model deliverables (TLM, BCA...)  
 dynamic, formal, H/W-S/W, integration



### Infrastructure

- Design Data Manag<sup>t</sup>., Bug tracking
- IP Quality (IP=Product)
- IP Procurement

Products from Synchronicity, Rational  
[IPScreen](#) Certification; [LibYield](#) Maturity tracking  
[IP On Line](#) catalog; Procurement, Exchange procedures

# IP certification USB2.0 example

## 5 Summary

FS EBCV functional tests  
**PASS**

HS EBCV functional  
**PASS**

Device High-Speed sig

EL\_2 PASS  
EL\_4 PASS  
EL\_6 PASS  
EL\_7 PASS


Device Packet Paramet

EL\_21 PASS  
EL\_22 PASS  
EL\_25 PASS

Device CHIRP Timing

EL\_28 PASS  
EL\_29 PASS  
EL\_31 PASS


Device Suspend/Resur



If you pass OK, you have the logo



# Corporate IP Catalog Project



# Multi-Site Collaborative Design (Synchronicity-based)

Multiple Designers  
Multiple Locations  
One Chip

